

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

BroadMX Architecture

Key architectural features
for communications
performance



Major Operation Codes

31	24	23	0
major		other	
8		24	

MAJOR	0	32	64	96	128	160	192	224
0	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
1	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
2	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
3	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
4	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
5	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
6	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
7	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
8	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
9	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
10	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
11	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
12	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
13	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
14	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
15	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
16	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
17	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
18	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
19	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
20	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
21	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
22	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
23	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
24	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
25	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
26	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
27	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
28	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
29	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
30	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
31	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD





SuperThread

- Simultaneous Multithreading
- Expensive resources (\$, X, E, T)
shared among threads
 - ◆ improves utilization of resources
- Cheap resources (A, B, L, S)
dedicated per thread
 - ◆ keeps branch latency low
 - ◆ enables multiple front-end architectures

SuperWide

- Memory operand in read-only cache
- Full width register operands
- Full width register result
- Peak utilization of data path bandwidth and flexibility

Instruction Formats





Address Instructions

- Fixed-point operations over 64-bit addresses
- Add, Subtract, Set-conditional
- Boolean: 2-operand, MUX
- Shift immediate
- Shift left immediate add
- Compare

Load, Store, Sync Instructions

- Attributes
 - ◆ type: signed, Unsigned
 - ◆ size: 8, 16, 32, 64, 128
 - ◆ alignment: Aligned, unaligned
 - ◆ ordering: Little-endian, Big-endian
- Synchronization: 64 A
 - ◆ add-, compare-, mux-swap; mux
- Addressing forms
 - ◆ register + shifted immediate
 - ◆ register + shifted register

Synchronization

- Aligned octlet operations
 - ◆ Add-Swap
 - load mem->reg, add reg+mem->mem
 - ◆ Compare-Swap
 - load mem->reg, compare reg<->reg,
if equal, store reg->mem
 - ◆ Mux-Swap
 - load mem->reg, mux:mask,reg,mem->mem
 - ◆ Mux
 - load mem, mux:mask,reg,mem->mem



Branch Instructions


- B.LINK, B.LINK.I Procedure call
- B.I Unconditional
- B Procedure return, switch
- B.DOWN Gateway return
- B.BACK Exception return
- B.HALT Interrupt wait
- B.BARRIER Instruction-fetch wait
- Branch conditional
- Branch hint
- Branch gateway

Branch Conditional

- Floating-point: F16 F32 F64 F128
 - ◆ B.E.F, B.LG.F, B.L.F, B.GE.F
- Homogeneous Coordinates: 4xF32
 - ◆ B.V.F, B.NV.F, B.I.F, B.NI.F
 - ◆ Visible: line within viewing cube
 - ◆ Invisible: line outside viewing cube
- Fixed-point: 128 bits
 - ◆ B.E, B.NE, B.L, B.GE, B.L.U, B.GE.U
 - ◆ B.AND.E.Z, B.AND.NE.Z
 - ◆ B.E.Z, B.NE.Z, B.L.Z, B.G.Z, B.LE.Z, B.GE.Z

Branch Hint

- Hints for loops, switches, methods
- Fully interruptible
- B.HINT.l b,c,t
- B.HINT b,c,rd
 - ◆ Branch at b is likely
c times, to t/rd, then
is not likely.




Branch Gateway

■ Gateway

- ◆ level 0 to 2
- ◆ secure entry
- ◆ data pointer
- ◆ stack pointer


■ Code

- ◆ LI64LA dp=dp,off
- ◆ LI64LA lp=dp,0
- ◆ B.GATE (lp=dp,lp)
- ◆ LI64LA dp=dp,8
- ◆ SI64LA sp,dp,off
- ◆ LI64LA sp=dp,off



Data pointer

- Memory pool for literals, statics
- procedures may share pool
- items sorted by size
- smallest items near dp
- All items aligned to size





Procedure call conventions

- Compatible with dynamic linking
- Register 63 (sp) is stack pointer
- Stack space allocated for parameters by caller
- Up to 8 parameters passed in registers 2-9
- Register 0 (lp) loaded with procedure address
- Register 1 (dp) loaded with data pointer
- To enter: BLINK lp=lp
- Register 2 contains return value
- To return: B lp

Procedure Call Structure

■ Caller (non-leaf):


ADDI	sp,-size	# allocate stack space
SI64LA	lp,sp,off	# save link pointer
SI64LA	dp,sp,off	# save data pointer
...		# use data pointer
B.LINK.l	callee	# call procedure with shared dp
...		# use data pointer
LI64LA	lp=dp,off	# load callee code address
LI64LA	dp=dp,off	# load callee data pointer
B.LINK	lp	# call procedure
...		# data pointer not available
LI64LA	dp=sp,off	# reload data pointer
...		# use data pointer
LI64LA	lp,sp,off	# reload link pointer
ADDI	sp,size	# deallocate stack space
B	lp	# return to caller

■ Callee (leaf):

...		# args in reg, use data pointer
B	0	# return to caller

Group Instructions

- Fixed-point operations over 128-bit operands with 8..128 bit symbols
- Add, Subtract, Set-conditional
- 3-operand Add/Subtract
- Add/Subtract Halve, Limiting
- Boolean: 3-operand, MUX
- Shift left immediate add
- Compare



Group triple operand

- Reduces latency for common arithmetic operations
- Group triple add/subtract
 - ◆ $rd_{128} = rd_{128} \pm rc_{128} + rb_{128}$
 - ◆ 8-128 bit symbols
- Group shift 1-4 and add/subtract
 - ◆ matches load/store with shifted index
- Group triple boolean immediate
 - ◆ $rd_i = f(rd_i, rc_i, rb_i)$, $i=0..127$
 - ◆ 8 immediate bits specify f



Typical boolean functions

■ dcb	100000000	128
■ dc b	11101010	234
■ d c b	11111110	254
■ d?c:b	11001010	202
■ $d^{\wedge}c^{\wedge}b$	10010110	150


X: Crossbar Instructions

- Deposit, Withdraw
- Extract, Expand, Compress
- Swizzle, Select, Shuffle
- Shift
- Shift-Merge
- Rotate

- Wide Switch


Crossbar field

■ fsize, shift (or spos/dpos)





Crossbar field

■ withdraw




■ deposit



Crossbar extract control

- immediate control fields
 - ◆ 2 size 8, 16, 32, or 64 bits
 - ◆ 1 saturate signed, unsigned
 - ◆ 2 round floor, ceil, zero, even
 - ◆ 2 shift 0-3 bits from right




Crossbar extract

- $rd_i = (ra_{128} \parallel rb_{128})_{f(rc_{32,i})}$, $i=0..127$
- extract w/register operand control
- register specifies:
 - 8 fsize field size
 - 8 dpos destination position
 - 9 gssp group size and source position
 - 1 s signed vs unsigned
 - 1 n (real vs complex)
 - 1 m extract vs merge (or mixed sign)
 - 1 l saturation vs truncation
 - 2 rnd rounding


Crossbar extract control

■ layout




■ function

m=0




m=1




Crossbar Select bytes

- X.SELECT.8 ra=rc,rd,rb





4-way shuffle bytes within hexlet

- XSHUFFLEI.128 rd=rcb,8,4



4-way shuffle bytes within triplet

■ XSHUFFLEI.128 rd=rc,rb,8,4





Ensemble Instructions

- Multiply
 - ◆ Fixed-point
 - size-doubling
 - extract
 - ◆ Floating-point
 - ◆ Complex
 - ◆ Polynomial
 - ◆ Galois Field
 - ◆ Convolve
 - ◆ Multiply-add
 - ◆ Scale-add
 - ◆ Multiply-sum
- Floating-point
 - ◆ Add, Subtract, Divide, Sum
 - ◆ Inflate, Deflate, Float, Sink
 - ◆ Reciprocal Estimate
 - ◆ Reciprocal Square Root Estimate
 - Fixed-point
 - ◆ Sum
 - ◆ Log-most


Multiply

■ $rd_{32} = rc_{16} * rb_{16}$




Ensemble multiply

$$\blacksquare rd_{128} = rc_{64} * rb_{64}$$




Ensemble multiply

$$\blacksquare \text{ rd}_{128} = \text{rc}_{64} * \text{rb}_{64}$$




MMX PMADDWD

$$\blacksquare \text{rd}_{128} = \text{rc}_{64} * \text{rb}_{64}$$




Ensemble multiply extract

$$\blacksquare \text{rd}_{128} = \text{rc}_{128} * \text{rb}_{128}$$




Ensemble multiply add extract


$$\blacksquare rd_{128} = rc_{128} * rb_{128} + rd_{128}$$



Ensemble multiply extract




Ensemble multiply add extract




Ensemble multiply extract complex

$$\blacksquare rd_{128} = rc_{128} * rb_{128}$$




Ensemble multiply add extract complex

$$\blacksquare rd_{128} = rc_{128} * rb_{128} + rd_{128}$$




Ensemble multiply extract complex

$$\blacksquare \text{rd}_{128} = \text{rc}_{128} * \text{rb}_{128}$$




Ensemble multiply add extract complex




Ensemble scale add extract

$$\blacksquare ra_{128} = rd_{128} * rb_{size} + rc_{128} * rb_{size}$$




Ensemble scale add extract

$$\blacksquare ra_{128} = rd_{128} * rb_{size} + rc_{128} * rb_{size}$$




Ensemble scale add extract complex

$$\blacksquare ra_{128} = rd_{128} * rb_{size*2} + rc_{128} * rb_{size*2}$$




Ensemble convolve

$$\blacksquare \text{rd}_{128} = \text{rc}_{128} * \text{rb}_{64}$$




Ensemble convolve extract

$$\blacksquare \text{rd}_{128} = (\text{rd} \mid \mid \text{rc})_{256} * \text{rb}_{128}$$




Ensemble convolve complex

$$\blacksquare \text{rd}_{128} = \text{rc}_{128} * \text{rb}_{64}$$




Ensemble convolve extract complex

$$\blacksquare \text{rd}_{128} = (\text{rc} \parallel \text{rd})_{256} * \text{rb}_{128}$$




Ensemble convolve floating-point

$$\blacksquare \text{rd}_{128} = (\text{rc} \parallel \text{rd})_{256} * \text{rb}_{128}$$




Ensemble convolve complex floating-point

$$\blacksquare \text{rd}_{128} = (\text{rc} \parallel \text{rd})_{256} * \text{rb}_{128}$$




Ensemble multiply floating-point

$$\blacksquare \text{rd}_{128} = \text{rc}_{128} * \text{rb}_{128}$$




Ensemble multiply floating-point complex

$$\blacksquare \text{rd}_{128} = \text{rc}_{128} * \text{rb}_{128}$$



Ensemble multiply Galois

$$\blacksquare \text{ra}_{128} = \text{rd}_{128} * \text{rc}_{128} \bmod \text{rb}_8$$





Wide Instructions

- Wide Multiply Matrix
- Wide Switch
- Wide Table


E
X
L

Wide size and shape

- operations up to 128x128
- full size not always required
- optional bits set in address
 - ◆ sets operand size
 - ◆ sets operand width
- operand aligned to specified size
- smaller size may use fewer cycles
 - ◆ to load operand cache
 - ◆ to perform operation


Wide multiply matrix

$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{(128 \times 64/\text{size})} * \text{rb}_{128}$$




Wide multiply matrix complex

$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{(64 \times 64/\text{size})} * \text{rb}_{128}$$




Wide multiply matrix extract

$$\blacksquare \text{ra}_{128} = \text{m}[\text{rc}]_{128 \times 128 / \text{size}} * \text{rd}_{128}$$




Wide multiply matrix extract

$$\blacksquare \text{ra}_{128} = \text{m}[\text{rc}]_{128 \times 128 / \text{size}} * \text{rd}_{128}$$




Wide multiply matrix extract complex

$$\blacksquare \text{ra}_{128} = \text{m}[\text{rc}]_{64 \times 128 / \text{size}} * \text{rd}_{128}$$




[illegible]




Wide multiply matrix extract immediate

$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{128 * 128 / \text{size}} * \text{rb}_{128}$$




Wide multiply matrix extract immediate

$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{128 \times 128 / \text{size}} * \text{rb}_{128}$$




Wide multiply matrix extract immediate complex

$$\blacksquare rc_{128} = m[rc]_{64 * 128 / \text{size}} * rb_{128}$$




$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{64 \times 128 / \text{size}} * \text{rb}_{128}$



Wide multiply matrix floating-point


$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{128 \times 128 / \text{size}} * \text{rb}_{128}$$






Wide multiply matrix complex floating-point

$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{64 * 128 / \text{size}} * \text{rb}_{128}$$




Wide multiply matrix complex floating-point

$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{64 \times 128/\text{size}} * \text{rb}_{128}$$




Wide multiply matrix polynomial

$$\blacksquare \text{rd}_{128} = \text{m}[\text{rc}]_{(128 \times 64/\text{size})} * \text{rb}_{128}$$



Wide multiply matrix Galois

$$\blacksquare \text{ra}_{128} = \text{m}[\text{rc}]_{128 \times 128 / \text{size}} * \text{rd}_{128} \bmod \text{rb}_8$$




Wide switch

■ $j(i) = m[rc]_{7w+i,6w+i,5w+i,4w+i,3w+i,2w+i,w+i,i}$

■ $ra_i = (rd \parallel rb)_j, \quad i=0..127$

■ rc specifies address and w


◆ $rc = \text{base} + w/2$



Wide Table

■ Table lookup

- ◆ msiz: total table size
- ◆ wsize: table width
- ◆ vsize: table depth
- ◆ gsize: Group size (table granularity)



- $j(i) = b[vsize-1+i..i*wsiz+i\,wsiz-1..0]$
- $rd_{i+gsiz-1..i} = m[rc]_{j+gsiz-1..j'}$
 $i=0..128\text{-}gsiz \text{ by } gsiz$
- rc specifies address, msiz, wsize
 - ◆ $rc = base + msiz/16 + wsize/16$
 - ◆ $vsize = msiz/wsize$



Summary

- Order-of-magnitude multiply performance increase
 - ◆ matrix multiply
 - ◆ convolve
- Wide switch: bit permutation
- Wide select: table lookup



BroadMX™ vs. MMX™


- Convolve Extract
 - ◆ 64 Multiplies
 - ◆ 56 Adds
 - ◆ 8 Extract w/round
- MMX Instructions
 - ◆ 16 MOV
 - ◆ 16 PMADDWD
 - ◆ 12 PADDD
 - ◆ 8 PSHW
 - ◆ 4 PSHR
 - ◆ 2 PACK
 -
 - ◆ 58 total



16


DES decryption

- CBC (Cypher Block Chaining) decrypt uses parallelism between blocks



- DES decrypt

- ◆ E expansion
- ◆ + key xor
- ◆ S substitution
- ◆ P permutation
- ◆ + data xor



Software DES

■ Optimizations


- ◆ 2 blocks/register
- ◆ 4 blocks at once
- ◆ distribute E
- ◆ combine + +

■ Code

K,+ L.128, G.XXX
S W.TRANSLATE
PE W.SWITCH

■ Performance


- ◆ 52 cycles/4 blocks ($Kn-1+Kn-3$)*E
- ◆ 985Mbps@200MHz
- ◆ 10x per clock over fastest sw DES



Software DES

- DES standard at end of 20 year life
 - ◆ brute-force code-breaking
 - \$10000 RSA DES Challenge
 - Electronic Frontier Foundation (EFF)
 - ◆ 56 hours to crack
 - ◆ \$200k to design and build
 - ◆ FIPS standard expire this year
- Handles DES extensions
 - ◆ larger keys, bigger S-boxes
 - ◆ more rounds, larger blocks
 - ◆ soft S-boxes and P-boxes
- AES standard in development
 - ◆ 15 official candidates
 - ◆ new standard unpredictable

Instruction bandwidth for cable modem



Software tools

- Compiler-based development tools
 - ◆ C, C++ compiler
 - intrinsic functions, function inlining
 - register allocation, code scheduling
 - future: automatic parallelisation
 - ◆ object-module tools
 - linker, libraries, debugger
- OS: RT microkernel, Linux
- DSP libraries
- Sophisticated tools
 - Mathematica: symbolic verification
 - GOPS: cross-development library

Still to come

- Key code examples
 - ◆ signal
 - ◆ graphics
 - ◆ channel
- Architectural review
- Microarchitectural features
- Wide architecture